

(19)



JAPANESE PATENT OFFICE

PATENT ABSTRACTS OF JAPAN

(11) Publication number: **57161943 A**(43) Date of publication of application: **05 . 10 . 82**

(51) Int. Cl

G06F 9/38
G06F 9/34
(21) Application number: **56046478**(22) Date of filing: **31 . 03 . 81**(71) Applicant: **HITACHI LTD**
(72) Inventor: **MATSUMOTO HIDEKAZU**
BANDO TADAAKI
MAEJIMA HIDEO
(54) **DATA PROCESSING DEVICE**

COPYRIGHT: (C)1982,JPO&Japio

(57) Abstract:

PURPOSE: To obtain a data processing device where variable length instructions are executed in a high speed, by providing specific instruction buffer means, instruction aligner, operation code decoding means, and operand designator decoding means.

CONSTITUTION: An instruction buffer means which reads an instruction from a memory 301, where instructions and operands are stored, and holds it and an instruction aligner means 305 which takes out an instruction including an operand designator from the instruction buffer means are provided. An operation code decoding means which specifies the operand designator included in the taken-out instruction and specifies the function of the instruction and an operand designator decoding means 309 are provided. The instruction aligner means and the operation code decoding means prepare different operands so that operand designators of one or more operands are decoded in one machine cycle, and thus, the pipe-line processing among plural operands is performed.

